Introduction
Continuous CMOS area scaling has become a playground for materials scientists as device engineers need to introduce more and more new materials in order to maintain device performance at high level. We have seen in the past years the introduction of high-k/metal gates, and now there is the need for new channel materials, allowing for higher drive current at further scaled V DD [1] . In this last area, Germanium-based MOSFETs have got in the focal point since about several years and interface passivation remains one of the top active challenges in literature. In this work, we will review the electrical properties of two gate stacks, featuring either GeO Xbased oxide or Si-cap as passivation layers. Finally, we propose a simple benchmarking plot accounting for the scalability of this alternative gate stacks.
GeO as a passivation layer
During the past years, extensive research has been carried out to "fight" against a well-known limited thermal stability and water solubility of GeO 2 . Recent optimization of the oxidation temperature and O 2 pressure [2,3] for very thick GeO 2 layers have been performed and resulted in record high electron mobility and minimal D IT around 2E11/cm 2 .eV at mid gap, in good accordance with an analysis of the properties of a Ge/GeO 2 system based on the visco-elasticity of GeO 2 at high temperature [4] . However, it appears difficult to maintain the aforementioned properties at thin GeO 2 since the relative amount of sub-oxides drastically increases (Ge x+ with x<4), irrespective of the growth temperature used (Fig. 1) [5,6], which in turn strongly degrades the surface carrier mobility in Ge MOSFETs (Fig. 2) .
Moreover, pure GeO 2 has a relatively low K-value (~6) and a High-K cap is inevitable to provide an EOT value of around 1nm as classically used in the industry. In Fig 3, rare earth oxide like La 2 O 3 remains an attractive option thanks to its high-K value (~25) and its ability to form aluminum germanate at the interface, as shown in Fig. 4 . Note that a lower amount of traps is found in the upper part of the Ge bandgap for La 2 O 3 -based gate dielectric which is beneficial for Ge-nFETs (Fig. 5 ). This observation further suggests an efficient Ge passivation by a germanate formation at the interface. Similar conclusions have been reported in literature using other rare earth oxides
Despite the relatively good passivation offered by LaObased dielectric, the hysteresis observed in these devices, especially for Ge-NFETs, is rarely reported. An example can be seen in Fig.6 where large V TH , I D (t) instabilities are shown. Historically, this effect has also been observed in thick HfO 2 on Si [9] and is attributed to a large amount of reversible traps located in the upper half of the High-K bandgap. Theoretical studies consider this instability in electrical characteristics as a result of oxygen vacancies [10] . Thinning down the LaO dielectric together with the use of a lower vertical field applied to the gate (target: 0.5V V DD [11]) will be likely beneficial for minimizing the hysteresis effect seen experimentally in Ge nFETs.
Silicon Cap Passivation Conceptually, the use of an ultra-thin epitaxial layer of silicon converts the problem of Ge passivation to the passivation of Si, which is much better understood. This is the reason why the Si cap is currently used a lot for the deep submicron scaled Ge-based pFETs [11] [12] [13] . With this passivation scheme, best results to date for unstrained Ge are both with L G of 70 nm and I ON of ~500uA/um @V DD =-1V. Even more performance has been already demonstrated at lower V DD , thanks to a lower band gap compared to that of Si substrate [14] .
The performance reported earlier can only be obtained if the silicon cap thickness is carefully controlled and monitored during the fabrication process. Electrically, an optimum in performance is seen at around 7-8 Si MLs [~1nm as-grown]. To tentatively explain this optimum, one mention the plastic relaxation of Si which can occur in the 6-12MLs range [15] and subsequently leads to the creation of electrically active point defects in Si. For thinner Si cap layers, a large D IT increase is seen experimentally, which likely results in the interaction between Ge and Hf atoms as predicted in [16] . Note that the presence of Ge in Si is explained by a Ge segregation mechanism enhanced by the difference between the Ge and Si surface energies [17] .
To reduce the Ge segregation effect taking place in the silicon cap, a TriSilane (Si 3 H 8 ) precursor has been recently introduced in replacement of the most commonly used Silane (SiH 4 ) one. Difference in growth mechanism is mainly driven by the hydrogen environment at the Ge surface. Low energy SIMS characterization (Fig. 7) [20] and low temperature D IT characterization (Fig.8) have been carried out. We show a strong Ge segregation reduction with the Si 3 H 8 precursor leading to lower the D IT (better Ge passivation). From the D IT profile, it is worthwhile to notice the asymmetric distribution of interface states over the band gap of Ge, tailing up towards the conduction band and to their charged state. This experimental result explains why Si-cap Ge-nMOS performance is still strongly lagging behind, making the GeO X -based passivation a better outlook for Ge CMOS.
Benchmarking the Ge passivation efficiency
Peak mobility using the Split-CV is the most common benchmark used in the literature [7, 18] . However, large errors can be made due to the V TH -instability observed in Ge-FETs (Fig.9) . Sub-threshold extraction from I D -V G curves is also well reported [18, 19] but suffers from the large junction leakage occurring in low band gap materials (narrowing of the Sub-V TH region). Here, it is proposed a G M,PEAK -T INV as a benchmarking plot which only relies on measurements, remains V TH -independent (hysteresis) and accounts for the scalability of gate stacks. An example is shown in Fig.10 where key results about Ge passivation are clearly illustrated.
Conclusions
GeO-based and Si-cap passivation are analyzed here. Considering a proper benchmark, we highlight that Si-cap still outperforms the GeO-based option for Ge-pFETs. For GenFET, rare earth oxide integration like LaO is beneficial in keeping up the electron mobility while EOT is scaled down. V TH -instabilities in these devices need to be reduced to further improve the performance in the 1nm-EOT regime. . In this benchmark, we clearly show that 1) the use of undoped Ge as a channel boosts the mobility by a factor ~3. 2) Si-cap pFETs still outperforms the best GeO-based Ge-FET T INV <2nm). 3) Ge-nFETs with LaAlO (germanate formation) seems the best option to keep up the mobility when TINV is scaled down. . For thin GeO2 (1nm-2nm), sub-oxides predominate over the "good" GeO 2 (Ge4+ providing the most efficient Ge interface passivation).
